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Abstract—The modular multilevel converter (MMC) has be-
come very attractive for high- and medium-voltage applications,
generating excellent waveforms at very high efficiencies. One
of the main challenges is the appropriate selection of inserted
submodules (SMs), commonly done by capacitor voltage balanc-
ing algorithms. However, the semiconductor stress can only be
balanced up to a certain degree by conventional algorithms, since
the stress is not directly monitored. An uneven stress distribution
between the SMs does not only result in different lifetime
expectations, but also in increased maximum temperatures, for
which each SM needs to be designed. With the goal of more
effective utilization of chip area, a new balancing approach is
introduced for monitoring and balancing not only the capacitor
voltages but also the average power losses in each SM. In this
way, the MMC current capability is significantly increased only
by software without deteriorating the system performance and
efficiency.
I. INTRODUCTION
The modular multilevel converter (MMC) has become a
very popular topology for high-voltage and medium-voltage
applications due to full controllability and easy scalability to
different power levels [1]. Even fundamental switching fre-
quency modulation methods, such as nearest level modulation
(NLM), become suitable, whereas the individual submodules
(SMs) will commonly be directly selected for balancing the
capacitor voltages [2]. However, conventional balancing ap-
proaches do not automatically equalize the stress between the
SMs, being particularly crucial for high number of SMs, low
switching frequency and low power factors [3],[4]. These im-
balances will be further increased due to parameter variations
of components, caused by manufacturing and aging processes
[5]. Consequently, even independent from the application there
is a high attraction to utilize the redundancy of switching
states not only to balance the capacitor voltages but also to
equalize the semiconductor stress between the SMs. For proper
SM selection, the stress of each semiconductor needs to be
evaluated. This can be achieved by taking into account the
junction temperatures as demonstrated in [3]-[5]. However,
the online computation effort for accurate thermal modeling is
quiet high and the utilization of additional temperature sensors
should be avoided, especially for a high number of SMs.
As less expensive alternative, this paper introduces an
approach to monitor and balance the average semiconductor
power losses among all SMs, the effectiveness of stress balanc-
ing but also the associated enhanced MMC current carrying
capability is exemplary demonstrated for a medium-voltage
Static Synchronous Compensator (STATCOM) as a study case.
The provided analysis is supported by thermal investigations
of each SM.
This manuscript is organized as follows. Section II describes
the basic principle of MMC. The proposed advanced balancing
approach is introduced in Section III. In Section IV the
effectiveness of the algorithm is proved by electrical and
thermal results. Finally, the conclusion is given in Section V.
II. MODULAR MULTILEVEL CONVERTER
In Fig. 1 the electrical circuit of the modular multilevel
converter is depicted, whereas a STATCOM application is con-
sidered. Different from dc-connected applications the stored
energy in the capacitors needs to be controlled from the ac
grid. As modulation method, NLM has been selected with the
goal of achieving maximum efficiency [6],[7]. Accordingly,
the insertion number of each arm will be directly calculated


























The ac grid current will be controlled by the converter





In contrast, the differential voltage describes the voltage
across the arm inductors and can be used to control the
circulating currents [10]. Both voltages can be set by the
voltages across the SMs in each arm [11]. The mathematical
Figure 1: Modular multilevel converter in double-star half-
bridge configuration.
definition of the arm voltages (p: upper arm, n: lower arm) is







In Fig. 2 the possible current paths of one SM are depicted
during normal operation. In order to balance the capacitor
voltages in each arm, the SMs to be inserted or bypassed
are commonly selected by the capacitor voltage, the switching
state and the arm current direction [2].
III. ADVANCED SUBMODULE BALANCING
Conventional capacitor voltage balancing approaches are
able to balance the stress between the SMs up to a certain
degree since the turn-on time of each SM will be limited
due to its varying state of charge. However, especially at
low switching frequencies, the switching patterns of the SMs
can become very inhomogeneous, leading to a high spread in
the semiconductor junction temperatures for the different SMs
[3],[4]. This effect becomes even stronger at low power factors
when the arm current is oscillating around zero, changing
the polarity after each half period [3],[4]. Particularly during
the negative half-period it is not adequate to only monitor
the capacitor voltages because the state of charge remains
approximately constant although conduction losses for IGBT
T2 and diode D2 are created by the arm current. Consequently,
the stress of the SMs needs to be directly controlled to achieve
an effective balancing of the SM stress. This is not only crucial
for the lifetime of the semiconductors [4] but also for an
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Figure 2: Current paths in one SM during normal operation.
The goal of advanced SM balancing is to select the in-
dividual SM not only by its capacitor voltage but also by
other criteria as the stress of the semiconductors. For this
purpose, four cost functions are introduced in (5)-(8), where
both the capacitor voltages and the averaged semiconductor





















The power losses of each semiconductor can be approx-
imated by its datasheet characteristics and by the measured
capacitor voltages and arm currents. According to Fig. 2 the
semiconductors T2 and D1 are stressed during positive wave
of the arm current. The occurring conduction losses can be
calculated by (9), (10), where the forward voltages of IGBT


















Sn(t ′) · vnf (t
′) · iarm(t
′)dt ′ (10)
On the other hand, the switching losses are described
in (11), (12), whereas the switching energy Esw depends
on capacitor voltage, arm current and the direction of the
switching transient. The value cmn is changing from 0 to 1
for each occurring commutation.
The turn-on losses of the diodes are usually negligible. All
power losses are averaged over the time period Tav which








• calculate and sort: 
c1=vc-vcmin+α·(Pl,D1-Pl,D1,min)
• insert z SMs with lowest c1
• calculate and sort: 
c3=vcma x-vc+α·(Pl,T1-Pl,T1,min)




• bypass concerned SMs





• calculate and sort: 
c4=vc-vcmin+α·(Pl,D2-Pl,D2,min)
• bypass |z| SMs with lowest c4
• calculate and sort: 
c2=vcmax-vc+α·(Pl,T2-Pl,T2,min)
• bypass |z| SMs with lowest c2
No No
Figure 3: Flowchart for advanced SM balancing.
periodic behavior of the system. The weighting factor α needs
to be adapted for a proper weighting of the semiconductor
losses whereas a value of α = 0 represents a conventional



















The semiconductors T1 and D2 are stressed during negative
wave of the arm current. Accordingly, the averaged conduction







































The application of advanced SM balancing is further de-
scribed in Table I. The SMs will be selected by minimizing
one of the cost functions, in dependence of switching state, re-
Table I: Approach of advanced submodule balancing by min-
imization of cost functions.
iarm Switching on (0→1) Switching off (1→0)
positive min{c1} min{c2}
negative min{c3} min{c4}
quired switching action and arm current direction. In this way,
the SMs will be not only selected by minimizing the spread
in the capacitor voltages, but also by minimizing the average
power losses of the subsequently loaded semiconductor.
In general, the introduced approach is simply applicable
for each control/modulation approach as long as the SM
sorting is centralized. This becomes clear with the provided
flowchart in Fig. 3 where k describes the number of sampling.
After each sampling period, the control/modulator provides
the number of inserted SMs non in each arm. If this number
is changing, the SMs will be inserted/bypassed in analogue
to Table I without directly affecting voltage shaping and
switching frequency. Independent of the advanced balancing
algorithm, an overvoltage protection is implemented to limit
the maximum capacitor voltage to Vcmax.
The consideration of average semiconductor losses is prac-
tically motivated, because the online computation effort can
be strongly reduced by abandoning thermal modeling. An
Table II: MMC simulation parameters.
Description Parameter Value Unit
SMs per arm N 40
SM’s capacitance C 30 mF
Cap. voltage ref. v∗c 955 V
Cap. voltage limit Vc,max 1050 V
Arm inductor L 3 mH
Arm resistance R 17 mΩ
Grid voltage (rms) Vg 20 kV
Grid inductance Lg 1.13 mH
equalized distribution of power losses consequently also leads
to an equal distribution of average temperatures if the cooling
is assumed to be similar, whereas only the thermal cycles
would be affected by the thermal time constants and the
averaging interval.
IV. SIMULATION RESULTS
As a study cases, a 30 MVA medium-voltage STATCOM
application is considered, whereas the applied parameters are
summarized in Table II. Both ac-side and dc-side currents are
properly controlled by standard balancing (α= 0) as illustrated
in Fig. 4 (study case I). The waveform generation is excellent
without any need for additional filters.
As power modules, the 1700 V IGBT module
FF600R17KE3 B2 from Infineon has been selected, rated
for a dc-collector current of 600 A. Power losses of 29.8 kW
are occurring in each arm as illustrated in Fig. 5, whereas
the conduction losses are dominant. For minimization of the
computation time, the online calculation of switching losses
can be avoided for this application.
For the advanced balancing (study case II), a weighting
factor α = 0.2V/W and an averaging time of Tav = 0.02s (one
grid period) have been selected, not affecting the converter
efficiency according to Fig. 5. In Fig. 6 the junction tem-
peratures of each semiconductor are depicted, with maximum
temperatures in diode D1 created by the low power factor. By
activating the advanced balancing, the thermal spread between
the SMs can be strongly reduced for all semiconductors. For
the most stressed semiconductor D1 the maximum occurring
junction temperatures have been reduced from 100◦C to
95 ◦C, by keeping the semiconductor power losses and average
temperatures constant.
For further analysis, the junction temperature distribution
of all 40 SMs is depicted in Fig. 7 and 8 for diode D1 and
IGBT T1, respectively. Taking into consideration the periodic
behavior of the system, the temperatures are averaged over
one grid period. Also for the averaged temperatures, the
distribution has been significantly equalized. The temperature
range of D1 has been reduced from 11 K to 6 K and the
temperature range of T1 from 8 K to 4 K.
(a)
(b)
Figure 4: Standard balancing (study case I): a) Converter
voltages, grid voltages and grid currents, b) Differential current
and capacitor voltages (phase a).
Figure 5: Semiconductor power losses (one arm) with standard
balancing (α = 0, study case I) and with advanced balancing
(α = 0.2, study case II).
(a) (b)
Figure 6: Junction temp. (upper arm, phase a): a) Standard balancing (study case I), b) Advanced balancing (study case II).
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Figure 7: Distribution of time averaged (interval: 0.02 s) temperatures in D1: a) Standard balancing (study case I), b) Advanced
balancing (study case II).
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Figure 8: Distribution of time averaged (interval: 0.02 s) temperatures in T1: a) Standard balancing (study case I), b) Advanced









Figure 9: Advanced balancing with overrating (study case III):
Thermal behavior (upper arm).
Since each SM needs to be designed for the worst case
scenario, especially the significant reduction of maximum
temperature is a huge benefit for a more efficient and eco-
nomic converter design. Consequently, the reduced maximum
junction temperatures by advanced balancing can be utilized
for a higher current rating of the converter. This is further
proven by study case III in Fig. 9 and 10, where the injected
reactive current has been increased by 10 % without exceeding
maximum temperatures of 100◦C. In order to reach the same
capacitor voltage spread, the SM capacitance would need to
be adapted to the selected power level, nevertheless additional
costs for semiconductors have been completely eliminated by
advanced balancing. Consequently, this means that the MMC
rated for Sg = 30MVA can be designed with significantly
lower chip area or with a significantly smaller cooling system
without affecting performance and efficiency of the converter.
The most important characteristic values of all three study
cases are summarized in Table III. The spread of the junction
temperatures with the advanced balancing (study case II) has
been reduced by between unit[33]% and 44 % compared to
standard balancing (study case I). The maximum junction
temperatures are reduced up to 5 K, enabling a semiconductor
current enhancement of at least 10 %, corresponding to addi-
tional 3 MVA (study case III) without exceeding the maximum
temperatures. Despite of the 10 % increased power rating,
the spread of the temperatures is still significantly reduced
compared to the study case without the advance balancing
(study case I).
Figure 10: Advanced balancing with overrating (study case
III): Electrical behavior (upper arm).
Table III: Comparison of study cases: I) Standard design
with standard balancing, II) Standard design with advanced
balancing, III) Redesign with advanced balancing.
Study Case I II III
Sg [MVA] 30 30 33
α [V/W] 0 0.02 0.02
Tj,T1,max[
◦C] 92 90 94
Tj,T2,max[
◦C] 87 86 88
Tj,D1,max[
◦C] 100 95 100
Tj,D2,max[
◦C] 91 88 90
∆Tj,T1[K] 13 7 9
∆Tj,T2[K] 12 8 10
∆Tj,D1[K] 18 10 13
∆Tj,D2[K] 16 9 10
V. CONCLUSION
An advanced SM balancing algorithm has been introduced
for the MMC by taking into account not only the capacitor
voltages but also the occurring semiconductor losses in each
SM. It has been demonstrated that the stress distribution
between the SMs can be strongly improved, leading to sig-
nificantly reduced maximum junction temperatures. The more
effective utilization of available chip area can be used either for
a more economic semiconductor design or for a 10 % higher
current capability, as demonstrated in this paper. The applied
advanced balancing does neither deteriorate the performance
nor the efficiency of the converter. All these benefits have
been achieved just by software implementation with limited
computation effort, being easily applicable to other MMC
applications.
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